收藏本站
Reset and Reset Configuration
The configuration master is determined upon the rising edge of PORST, according to the
state of RSTCONF signal, driven low on this board, to set the MPC8272 as a configuration
master.
After power-on reset negates, the hard-reset sequence starts, during which many other
different options are configured. Among these options are additional clock configuration
bits PCI_MODCKH(0:3), the most significant bits of the MODCK field, which determine
additional options for the clock generator. Although these bits are sampled whenever the
hard-reset sequence is entered, they are influential only once, after power-on reset. If a hard
reset sequence is entered later, MODCKH(0:3), although sampled, are 'don’t care'.
The PCI_MODCK signal, which is sampled concurrently with the PCI_MODCK(0:3) pins,
determines the PCI bus clock frequency (see Section 5.2.2, “PCI Clock”). When set high,
it divides the PCI bus frequency by two. When reset low, the PCI bus frequency is as
determined by the MODCK(1:3) and PCI_MODCKH(0:3) signals.
5.1.3
Hard Reset
Hard reset may be generated on the MPC8272ADS by the following sources:
?
?
?
COP/JTAG port
Manual hard reset
MPC8272’s internal sources
Hard-reset, when generated, causes the MPC8272 to reset all its internal hardware except
for PLL logic, re-acquires the Hard-reset configuration from its current source, and jumps
to the Reset vector in the exception table. Since hard-reset resets also the refresh logic for
dynamic RAMs, their content is lost as well.
HRESET when asserted, is extended internally by the MPC8272 for additional 512 bus
clock cycles at the end of which the MPC8272 waits for 16 bus clock cycles and then
re-checks the state of the HRESET line.
HRESET is an open-drain signal and must be driven with an open-drain gate by whichever
external source is driving it. Otherwise, contention occurs over that line, which might cause
permanent damage to either board logic or to the MPC8272 itself.
5.1.3.1
COP/JTAG Port Hard Reset
To provide convenient hard-reset capability for a COP/JTAG controller, HRESET line
appears at the COP/JTAG port connector. The COP/JTAG controller may directly generate
hard-reset by asserting (low) this line.
MPC8272ADS User Guide
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
MPC8308-RDB BOARD REF DESIGN MPC8308
MPC8309-KIT KIT EVALUATION FOR MPC830X
MPC8315E-RDB PROCESSOR BOARD PWRQUICCII PBGA
MPC8349E-MITX-GP KIT REFERENCE PLATFORM MPC8349E
MPC8349E-MITXE BOARD REFERENCE FOR MPC8349
MPC8377E-MDS-PB BOARD MODULAR DEV SYSTEM
MPC8569E-MDS-PB BOARD MOD DEV SYSTEM MPC8569
MPC8572EAMC MPC8572 AMC RAPID SYSTEM
相关代理商/技术参数
MPC8272CVR 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications
MPC8272CVRB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRE 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRI 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRMIBA 功能描述:微处理器 - MPU 266 MHz 505.4 MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8272CVRP 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRPIEA 功能描述:微处理器 - MPU 300 MHz 570 MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324